論	文	内	容	要	旨
印册	X	P 3	台	女	

報告番号 甲 先 第 303 一長 氏 名 石 文

学位論文題目

High performance intra algorithm and parallel hardware architect ure for the next generation video coding

次世代動画像符号化標準における高効率画面内予測アルゴリズム及びそのアーキテクチャに関する研究

内容要旨

As the next generation video coding standard, HEVC supports hi gher resolution video coding and achieves about 50\pm\% bit-rate reduction under the same visual quality compared with Advanced Video C oding. In HEVC, intra coding reduces data redundancy in neighboring blocks, which leads to high data dependency and high-power consumption. The targets of the research are to reduce the computational complexity, increase coding performance and realize hardware par allelization.

Three novel schemes are proposed to realize the above-mentione d targets. Firstly, an edge detector based fast level decision alg orithm for intra prediction of HEVC is presented to reduce the red undant calculation and encoding time. The proposed algorithm utili zes the high correlation between regional texture and prediction u nit partitioning. It is mainly composed of a bottom-up level decis ion method and an efficient decision flow based on an authentic im age feature. Furthermore, chrominance information is also employed to decide the prediction unit partitioning. Secondly, an adaptive downsampling signal based intra prediction for parallel intra cod ing of high efficiency video coding is proposed to improve coding efficiency and reduce data dependency. Downsampling signal is appl ied to generate prediction samples instead of neighboring pixels. It reduces spatial redundancy and removes the data dependency in i ntra encoding for coding tree unit (CTU) structure. Meanwhile, a f ast training method is designed to derive downsampling signal adap tively. Thirdly, hardware implementation oriented fast intra coding based on downsampling information for HEVC is presented to realiz e parallel hardware implementation for real-time applications. The scheme is consisted of two parts, preprocessing stage and fast in tra coding stage. Three downsampling information based fast decisi on algorithms are proposed in fast intra coding stage. Moreover, a parallelized architecture of the fast intra coding scheme is pres ented. The preprocessed downsampling stage can be executed with in tra coding stage in parallel.